(RTC) Real Time Clock Plus RAM

Description

The HD146818A RTC is a HMCS6800 peripheral CMOS device which includes the unique MOTEL concept for use with various microprocessors, microcomputers, and large computers.


This part combines three unique features: a complete time-of-day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of low-power static RAM.

This device includes HD6801, HD6301 multiplexed bus interface circuit and 8085's multiplexed bus interface as well.


The real time clock plus RAM has two distinct uses. First, it is designed as battey powered CMOS part including all the common battery backed-up functions such as RAM, time, and calender. Secondly, the HD146818A may be used with a CMOS microprocessor to relieve the software of timekeeping workload and to extend the available RAM of an MPU such as the HD6301.

Features

- Time-of-day clock and calendar
 - · Counts seconds, minutes, and hours of the day
 - · Counts days of week, date, month, and year
- Binary or BCD representation of time, calendar, and alarm
- 12 or 24 hour clock with AM and PM in 12hour mode
- Automatic end of month recognition
- Automatic leap year compensation
- Interfaced with software as 64 RAM locations
 - · 14 Bytes of clock and control register
- 50 Bytes of general purpose RAM
- Three interrupt are separately software maskable and testable
 - · Time-of-day alarm, once-per-second to once-per-day
 - · Periodic rates from 30.5 μ s to 500 ms
 - · End-of-clock update cycle
- Programmable square-wave output signal



Pin Arrangement



- Three time base input options
 - · 4.194304 MHz
 - · 1.048576 MHz
 - · 32.768 kHz
- Clock output may be used as microprocessor clock input
 - · At time base frequency ÷ 4 or ÷ 1
- Multiplexed bus interface circuit of HD6801 HD6301 and 8085
- Low-power, high-speed, high-density CMOS
- Battery backed-up operation
- Selectable between 6801 family type and 8085 family type bus timing

(1) HITACHI

Pin Description

Table 1 shows the names and mnemonics for the pins of the RTC.

MOT (Motel)

The MOT pin offers flexibility when choosing bus type. When tied to $V_{\rm CC}$, 6801 family type timing is used. When tied to $V_{\rm SS}$, 8085 family type timing is used. The MOT pin must be hard-wired to the $V_{\rm CC}$ or $V_{\rm SS}$ supply and cannot be switched during operation of the HD146818A.

CKOUT (Clock Out)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in table 2.

CKFS (Clock Out Frequency Select)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to $V_{\rm CC}$ causes CKOUT to be the same frequency as the time base at the OSC₁ pin. When CKFS is at $V_{\rm SS}$. CKOUT is the OSC₁ time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

Input signal, which is not necessary for user's application, should be used fixed to high or low level.

SQW (Square Wave)

The SQW pin can output a signal from one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming register A, as shown in table 6. The SQW signal may be turned on and off using a bit in register B.

Table 1. Pin Description

Symbol	Pin No.	I/O*	Name
мот	1	I	Motel
CKOUT	21	0	Clock out
CKFS	20	ı	Clock out frequency Select
saw	23	0	Square Wave
AD ₀ -AD ₇	4-11	1/0	Multiplexed bidirectional address/data bus
AS	14	Ĭ	Multiplexed address strobe
DS	17	I	Data strobe or Read
R/W	15	ı	Read/Write
CS	13	ı	Chip select
ĪRQ	19	0	Interrupt request
STBY	16	1	Stand-by
RES	18	1	Reset
PS	22	l	Power sence
V _{CC}	24		Power supply
V _{SS}	12		Ground
OSC ₁ OSC ₂	2	ı	Time base

^{*} I: Input O: Output I/O: Input/Output

@HITACHI

AD₀ -AD₇ (Multiplexed Bidirectional Address/Data Bus)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the HD146818A since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the HD146818A latches the address from AD_0 to AD_5 . Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the HD146818A outputs 8 bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in the HD6801, HD6301 case or \overline{RD} rises in the other case.

AS (Multiplexed Address Strobe)

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the HD146818A.

DS (Data Strobe or Read)

The DS pin has two interpretation via the MOTEL circuit. When emanating from 6801 family type processor,

DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and ϕ_2 (ϕ_2 clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second interpretation of DS is that of \overline{RD} ,

MEMR, or I/OR emanating from the 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an outputenable signal on a typical memory.

R/W (Read/Write)

The MOTEL circuit treats the R/\overline{W} pin in one of two ways. When 6801 family type processor is connected, R/\overline{W} is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/\overline{W} while DS is high, whereas a write cycle is a low on R/\overline{W} during DS.

The second interpretation of R/\overline{W} is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from 8085 family type processors. The MOTEL circuit in this mode gives R/\overline{W} pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

CS (Chip Select)

The chip-select (\overline{CS}) signal must be asserted for a bus cycle in which the HD146818A is to be accessed. Bus cycles which take place without asserting \overline{CS} cause no actions to take place within the HD146818A. When \overline{CS} is not used, it should be grounded.

IRO (Interrupt Request)

The $\overline{\text{IRO}}$ pin is an active low output of the HD146818A that may be used as an interrupt input to a processor. The $\overline{\text{IRO}}$ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the $\overline{\text{IRO}}$ pin, the processor program normally reads register C. The $\overline{\text{RES}}$ pin also clears pending interrupts.

When no interrupt conditions are present, the

Table 2. Clock Output Frequencies

Time Base (OSC ₁) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)	
4.194304 MHz	High	4.194304 MHz	
4.194304 MHz	Low	1.048576 MHz	
1.048576 MHz	High	1.048576 MHz	
1.048576 MHz	Low	262.144 kHz	
32.768 kHz	High	32.768 kHz	
32.768 kHz	Low	8.192 kHz	

(1) HITACHI

 $\overline{\text{IRQ}}$ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an $\overline{\text{IRQ}}$ bus with one pullup at the processor.

RES (Reset)

The $\overline{\text{RES}}$ pin does not affect the clock, calendar, or RAM functions. On powerup, the $\overline{\text{RES}}$ pin must be held low for the specified time, t_{RLH} , in order to allow the power supply to stabilize, figure 2 shows a typical representation of the $\overline{\text{RES}}$ pin circuit.

When RES is low the following occurs:

- a) Periodic Interrupt Enable (PIE) bit is cleared to "0".
- b) Alarm Interrupt Enable (AIE) bit is cleared to "0".
- c) Update ended Interrupt Enable (UIE) bit is cleared to "0".
- d) Update ended Interrupt Flag (UF) bit is cleared to "0".
- e) Interrupt Request status Flag (IRQF) bit is cleared to "0".
- f) Periodic Interrupt Flag (PF) bit is cleared to "0".
- g) Alarm Interrupt Flag (AF) bit in cleared to "0"
- h) TRQ pin is in high-impedance state, and
- Square Wave output Enable (SQWE) bit is cleared to "0".

PS (Power Sense)

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in register D. When the PS pin is low the VRT bit is cleared to "0".

During powerup, the PS pin must be externally held low for the specified time, t_{PLH} . As power is applied the VRT bit remain low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go high. Output signal

from external power sence circuit will be connected to this input.

Input signal, which is not necessary for user's application, should be used fixed to high or low level.

V_{CC}, V_{SS} (Power Supply, Ground)

DC power is provided to the part on these two pins, $V_{\rm CC}$ being the most positive voltage. The minimum and maximum voltages are listed in the electrical characteristics tables.

OSC₁, OSC₂ (Time Base)

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 KHz may be connected to OSC₁ as shown in figure 1. The time-base frequency to be used is chosen in register A.

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304 MHz or 1. 048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in figure 11.

STBY (Stand-by)

The STBY pin, when active, prevents access to the HD146818A making it ideal for battery back-up applications. Stand-by operation incorporates a transparent latch. After data strobe (DS) goes low (RD or WR rises), STBY is recognized as a valid signal.

The STBY signal is totally asynchronous. Its transparent latch is opened by the falling edge of DS (rising edge of RD or WR) and clocked by the rising edge of AS (ALE). Therefore, for STBY to be recognized, DS and AS shold occur in pairs. When STBY goes low before the falling edge of DS (rising edge of WR or RD), the current cycle is completed at that edge and the next cycle will not be executed.




Figure 1. External Time-Base Connection




Figure 2. Typical Powerup Delay Circuit for RES




Figure 3. Typical Powerup Delay Circuit for Power Sense

(HITACHI

Block Diagram

The block diagram in figure 4, shows the pin connection with the major internal function of the RTC.




Figure 4. Block Diagram

Registers

The HD146818A has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

Register A (\$0A)

Figure 5 shows register A.

UIP: The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1" the update cycle is in progress or will soon begin. When UIP is a "0" the update cycle is not in progress and will not be for at least 244 μs (for all time bases). This is detailed in table 3. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero—it is not in transition. The UIP bit is a read-only bit, and is not affected by reset. Writing the SET bit in register B to a "1" inhibit any update cycle and then clear the UIP status bit.

DV2, DV1, DV0: Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the

three time-base frequencies is in use. Table 5 shows that time bases of 4.194304 MHz, 1. 048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins half a second later. These three read/write bits are never modified by the RTC and are not affected by $\overline{\rm RES}$.

RS3, RS2, RS1, RS0: The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tap selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 6 lists the periodic interrupt rates and the square wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RES and are never changed by the RTC.

Table 3. Update Cycle Times

UIP Bi	Time Base t (OSC ₁)	Update Cycle Time (t _{UC})	Minimum Time Before Update Cycle (t _{BUC})
1	4.194304 MHz	248 μs	
1	1.048576 MHz	248 μs	_
1	32.768 kHz	1984 μs	
0	4.194304 MHz	_	244 μs
0	1.048576 MHz	_	244 μs
0	32.768 kHz	_	244 μs

Note: tuc and tauc are shown in figure 10.




Figure 5. Register A

@HITACHI

Register B (\$0B)

Figure 6 shows register B.

SET: When the SET bit is a "0", the update cycle functions normally by abvancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is a read/write bit which is not modified by RES or internal functions of the HD146818A.

PIE: The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit in register C to cause the IRQ pin to be driven low. A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in control register A. A "0" in PIE blocks IRQ from being initiated by a periodic interrupt, but the periodic interrupt flag (PF) bit is still at the periodic rate. PIE is not modified by any internal HD146818A functions, but is cleared to "0" by a RES.

AIE: The alarm interrupt enable (AIE) bit is read/write bit which when set so a "1" permits the alarm interrupt flag (AF) bit in register C to assert $\overline{\text{IRO}}$. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary $11 \times \times \times \times \times$). When the AIE bit is a "0", the AF bit does not initiate an $\overline{\text{IRO}}$ signal. The $\overline{\text{RES}}$ pin clears AIE to "0". The internal functions do not affect the AIE bit.

UIE: The update-ended interrupt enable (UIE) bit is a read/write bit which enables the update-ended interrupt flag (UF) bit in register C to assert \overline{IRQ} . The \overline{RES} pin going low clears the UIE bit.

SQWE: When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the frequency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a "0" the SQW pin is held low. The state of SQWE is cleared by the RES pin. SQWE is a read/write bit.

DM: The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RES. A "1" in DM signifies binary data, while a "0" in DM specified binary-coded-decimal (BCD) data.

24/12: The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by software.

DSE: The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or reset.




Figure 6. Register B

(1) HITACHI

Register C (\$0C)

Figure 7 shows register C.

IRQF: The interrupt request flag (IROF) is set to a "1" when one or more of the following are true:

RF = PIE = "1" AF = AIE = "1" UF = UIE = "1"

i.e., $IRQF = PF \cdot PIE + AF \cdot AIE + UF \cdot UIE$

Any time are IRQF bit is a "1", the $\overline{\text{IRQ}}$ pin is driven low. All flag bits are cleared after register C is read by the program or when the $\overline{\text{RES}}$ pin is low. A program write to Register C does not modify any of the flag bits.

PF: The periodic interrupt flag (PF) is a readonly bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an \overline{IRO} signal and the IROF bit when PIE is also a "1". The PF bit is cleared by a \overline{RES} or a software read of register C.

AF: A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alam time. A "1" in the AF causes the $\overline{\text{IRO}}$ pin to go low, and a "1" to appear in the IROF

bit, when the AIE bit also is a "1". A \overline{RES} or a read of register C clears AF.

UF: The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting \overline{IRQ} . UF is cleared by a register C read or a \overline{RES} .

b3 to b0: The unused bits of Status Register C are read as "0's". They can not be written.

Register D (\$0D)

Figure 8 shows register D.

VRT: The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RES pin. The VRT bit can only be set by reading the register D. For setting this bit, PS signal needs to be high level.

b6 to b0: The remaining bits of register D are unused. They cannot be written, but are always read as "0's".




Figure 7. Register C




Figure 8. Register D

@HITACHI

Address Map

Figure 9 shows the address map of the HD146818A. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except register C and D which are read only. Bit 7 of register A and the seconds byte are also read only. Bit 7, of the seconds byte, always reads "0". The contents of the four control and status registers are described in the register section.

Time, Calendar, and Alarm Locations

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).

Before initializing the internal registers, the SET bit in register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.




Figure 9. Address Map

Table 4 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in register B establishes whether the hour locations represent 1-to-12 or 0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the highorder bit of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessable by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248 μs at the 4.194304 MHz and 1.048576 MHz time bases and 1984 μs for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is "1". The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two mostsignificant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours

alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

Static CMOS RAM

The 50 general purpose RAM bytes are dedicated within the HD146818A. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional HD146818As may be included in the system. The time calendar functions may be disable by holding the dividers, in register A, in the reset state by setting the SET bit in register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of register A, register C and D, and the high-order bit of the seconds byte cannot effectively be used as general purpose RAM.

Table 4. Time, Calendar, and Alarm Data Modes

			Ra	Example*		
Address Location	Function	Decimal Range	Binary Date Mode	BCD Data Mode	Binary Data Mode	BCD Data Mode
0	Seconds	0-59	\$00~\$3B	\$00~\$59	\$15	\$21
1	Seconds Alarm	0-59	\$00~\$3B	\$00~\$59	\$15	\$21
2	Minutes	0-59	\$00~\$3B	\$00~\$59	\$3A	\$58
3	Minutes Alarm	0-59	\$00~\$3B	\$00~\$59	\$3A	\$58
	Hours (12 Hour Mode)	1-12	\$01~\$0C (AM) and \$81~\$8C (PM)	\$01~\$12 (AM) and \$81~\$92 (PM)	\$05	\$05
4	Hours (24 Hour Mode)	0-23	\$00~\$17	\$00~\$23	Binary Data Mode \$15 \$15 \$3A \$3A \$05	\$05
	Hours Alarm (12 Hour Mode)	1-12	\$01~\$0C (AM) and \$81~\$8C (PM)	\$01~\$12 (AM) and \$81~\$92 (PM)	\$05	\$05
5	Hours Alarm (24 Hour Mode)	0-23	\$00~\$17	\$00~\$23	\$05	\$05
6	Day of the Week Sunday = 1	1-7	\$01~\$07	\$01~\$07	\$05	\$05
7	Day of the Month	1-31	\$01~\$1F	\$01~\$31	\$0F	\$15
8	Month	1-12	\$01~\$0C	\$01~\$12	\$02	\$02
9	Year	0-99**	\$00~\$63	\$00~\$99	\$4F	\$79

Example: 5:58:21 Thursday 15th February 1979 (time is AM)

[•] Set the lower two digits of year in AD. If this number is multiple of 4, update applied to leap year is excuted. Note that update applied to leap year is executed when the number is "00".

Interrupts

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-persecond to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517 μ s. The update-ended interrupt may be used to indicate to the program that an up-date cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in register B enable the three interrupts. Writing a "1" to a interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRO pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new inter-

When an interrupt event occurs a flag bit is set to a "1" in register C. Each of the three interrupt sources have separate flag bits in register C, which are set independent of the state of the corresponding enable bits in register B. The flag bit may be used with or without enabling the corresponding enable

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the

software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read. However, there is one precaution. The flag bits in register C are cleared (record of the interrupt event is erased) when register C is read. Double latching is included with register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held after the read cycle. One, two, or three flag bits may be found to be set when register C is read. The program should inspect all utilized flag bits every time register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interruptflag bit is set and the corresponding interrupt-enable bit is also set, the IRO pin is asserted low. IRQ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IROF bit in register C is a "1" whenever the \overline{IRQ} pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading register C. A "1" in bit 7 (IRQF bit) indicates that one of more interrupts have been initiated by the part. The act of reading register C clears all the then-active flag bits, plus the IROF bit. When the program finds IROF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

Divider Stages

The HD146818A has 22 binary-divider stages following the time base as shown in figure 3. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bus (DV2, DV1, and DV0) in register A.

Divider Control

The divider-control bits have three uses, as

shown in table 5. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one-half second later. The divider-control bits are also used to facilitate testing the HD146818A.

Table 5. Divider Configurations

Time-Base	Divider Bits Register A DV2 DV1 DV0		Operation	Divider	Bypass First	
Frequency			DVO	Mode	Reset	N-Divider Bits
4.194304 MHz	0	0	0	Yes	_	N = 0
1.048576 MHz	0	0	1	Yes	_	N = 2
32.768 kHz	0	1	0	Yes	_	N = 7
Any	1	1	0	No	Yes	
Any	1	1	1	No	Yes	_

Note: Other combinations of divider bits are used for test purposes only.

Square-Wave Output Selection

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in figure 3. The first purpose of selecting a divider tap is to generate a square-wave output signal in the SQW pin. Four bits in register A establish the square-wave frequency as listed in table 6. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

Periodic Interrupt Selection

The periodic interrupt allows the \overline{IRQ} pin to be triggered from once every 500 ms to once every 30.517 μ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-perday.

Table 6 shows that the periodic interrupt rate is selected with the same register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit in register B. Similarly the periodic interrupt is enabled by the PIE bit in register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of input from contact closures to serial receive bits or bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function



Table 6. Periodic Interrupt Rate and Square Wave Output Frequency

				4.194304 or 1.0 Time Base	048576 MHz	32.768 kHz Time Base	
Rate Select Control register 1 RS3 RS2 RS1 RS0		Periodic Interrut Rate tp:	SQW Output	Periodic Interrupt Rate tpl	SQW Output Frequency		
0	0	0	0	None	None*	None	None*
0	0	0	1	30.517 μs	32.768 kHz	3.90625 ms	256 Hz
0	0	1	0	61.035 μs	16.384 kHz	7.8125 ms	128 Hz
0	0	1	1	122.070 μs	8.192 kHz	122.070 μs	8.192 kHz
0	1	0	0	244.141 μs	4.096 kHz	244.141 μs	4.096 kHz
0	1	0	1	488.281 μs	2.048 kHz	488.281 μs	2.048 kHz
0	1	1	0	976.562 μs	1.024 kHz	976.5 62 μs	1.024 kHz
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz

^{*} Fix the output "high" if SQWE = "1"

Initialization of the Time and the Start Sequence

The first update of the time occurs about 500 ms later after the SET bit of control register B is reset. So keep followings in mind when initializing and adjusting the time. Procedure of time initialization

- (1) Set the SET bit of control register B. (SET = "1")
- (2) Set "1" into all the DV1, 2 bits of control register A. (DV1 = DV2 = "1")

- (3) Set the time and calendar to each RAM.
- (4) Set the frequency in use into DV0, 1 and DV2.
- (5) Reset the SET bit. (SET = "0")

Restriction on Time-of-day and Calendar Initialization

These are cases in HD146818A (RTC) that update is not executed correctly if time of day and calendar shown below are initialized. Therefore, initialize the RTC without using time of day shows table 7.

Table 7. Restricted Time and Date Setup

Calendar, Time of day & Status after Update	Examples
If 29 th 23:59:59 in all the months is initialized, update to 1st in the next month is excuted. (Jan. — Dec. However except for Feb. 29th in leap year)	
If 30th 23:59:59 in Apr., June, Sept., and Nov. is initialized, update to 31st in each month is executed.	
If Feb. 28th 23:59:59 (not in leap year) is initialized, update to Feb. 29th is executed.	Feb. 28th, 1989 →Feb. 29th, 1989
If Feb. 28th 23:59:58 (in leap year) is initialized, update to Mar. 1st is executed.	Feb. 28th, 1988 →Mar. 1st, 1988




Figure 10. Time Initialization and the First Update

Update Cycle

The HD146818A executes an update cycle once-per-second, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code $(11 \times \times \times \times \times \times)$ is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248 μ s while a 32. 768 kHz time base update cycle takes 1984 μ s. During the update cycle, the time, calendar, and alarm bytes are not accessable by the processor program. The HD146818A protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be underfined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date imformation finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed

that at random points user program are able to call a subroutine to obtain the time of day. The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transfered to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in register C should be cleared.

The second method uses the update-in-progress bit (UIP) in register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins 244 μ s later. Therefore, if a "0" is read on the UIP bit, the user has at least 244 µs before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed 244 us. The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in register A is set high between the setting of the PF bit in register C (see figure 11). Periodic interrupts that occur at a rate of greater than tBUC + tUC allow valid time and data information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(t_{Pl} \div 2)$ tBUC to insure that data is not read during the update cycle.




Figure 11. Update-Ended and Periodic Interrupt Relationship

@HITACHI

Power-down Considerations

In most systems, the HD146818A must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability according to the specification described in the section regarding battery backed-up operation.

The stand-by (\overline{STBY}) pin controls bus inputs (AD_0-AD_7) . \overline{STBY} , when asserted, disallows

any unintended modification of the RTC data by the bus. STBY also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the square wave (SQW) pin.

During and after the power source conversion, the $V_{\rm IN}$ maximum specification must never be exceeded. Failure to meet the $V_{\rm IN}$ maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

Crystal Oscillation Circuit

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304 MHz or 1. 048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in figure 11.

Note For Board Design of The Oscillation Circuit

In designing the board, the following notes should be taken when the crystal oscillator is used.

(1) Crystal oscillator, load capacity $C_{\rm in}$, $C_{\rm out}$ and $R_{\rm f}$, R must be placed near the LSI as much as possible.

Normal oscillation may be disturbed

when external noise is induced to pin 2 and 3.

- (2) Pin 3 signal line should be wired apart from pin 4 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when this signal is feedbacked to OSC₁. (see figure 13)
- (3) A signal line or a power source line must not cross or go near the oscillation circuit line as shown in figure 14 to prevent the induction from these lines and perform the correct oscillation. The resistance among OSC₁, OSC₂ and other pins should be over 10 MΩ.

Table 8. Oscillator Circuit Parameters

	fosc						
Parameter	4.194304 MHz	1.048576 MHz	32.768 kHz				
Rs	_	_	390 kΩ				
Rf	22 ΜΩ	22 ΜΩ	22 ΜΩ				
Cin	15 pF	100 pF	22 pF				
Cout	15 pF	68 pF	22 pF				
CI*	80 Ω (max)	700 Ω (max)	40 kΩ (max)				

* : Crystal Impedance

Note: 1. Rs are used for 32.768 kHz only.

2. Capacitance (Cout) should be adjusted to accurate frequency.

@HITACHI




Figure 12. Crystal Oscillator Connection




Figure 13. Note for Board Design of the Oscillation Circuit (1)




Figure 14. Note for Board Design of the Oscillation Circuit (2)

Battery Backup Operation

Battery Backup operation is one of the main feature of RTC. When RTC change to this mode, in order to retain the data of the internal RAM and register, following procedure should be used.

- 1) Change the supply from system V_{CC} to Battery Backup.
- STBY input goes low after a detection of V_{CC} supply voltage down.
- STBY should be latched before V_{CC} supply voltage becomes less than 4.5 V. (RTC needs one pair of AS, DS signals to latch the STBY)

Figure 15 shows these flows.

Power reducing description

The standby (STBY) pin controls bus inputs AD₀-AD₇ and CS. An inner STBY signal latched after AS and DS signals gates these bus inputs, when negated, RTC reduces the power consumption by reducing the number of transitions seen internally. Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

The R/\overline{W} , DS, AS and \overline{CS} inputs are not gated directly. Therefore these pins should be fixed to high or low voltage in the battery backup operation.




Figure 15. Battery Backup Timing example

CPU Interface Examples

The HD146818A is suited for use with microprocessors which generate an address-thendata multiplexed bus figure 15 and 16 shows CPU interface examples to bus-compatible processors.

An example using either the 6800, 6802, or 6809 microprocessor is shown in figure 17. In this case, the AS and DS inputs should be left

in a low state when the part is not being accessed.

STBY must be recognized by a dummy read or a dummy write before the HD146818A is accessed in order to latch the STBY input. A program example for the non-multiplexed system is shown in the followings.

- Accumulator A: The address of the RTC to be accessed. (\$00~\$3F).
- Accumulator B:
 - Write: The data to be written.
 - Read: The data read from the RTC.

Read operation; LDAA #\$00-#\$3F; Set the address to be accessed.

STAA RTC Generate AS and latch data from ACCA.

LDAB RTC+1; Generate DS and get data.

Write operation; LDAA =\$00-=\$3F ; Set the address to be accessed.

LDAB WDATA; Set the data to be write.

STAA RTC ; Generate AS and latch data from ACCA.

STAB RTC+1 Generate DS and strobe data.

The RTC is mapped to two consecutive memory locations. (RTC and RTC+1)




Figure 16. HD146818A Interface with 6301 Family Microcomputers






Figure 17. HD146818A Interface with 8085 Family Microprocessors




Figure 18. HD146818A Interface with 6800 Family Microprocessors

Absolute maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	Vcc*	- 0.3 ~ + 7.0	V
All Input Voltage Except OSC1	V _{in} *	Vss - 0.3 ~ Vcc + 0.3	V
Maximum Output Current	101**	8	mA
Operating Temperature	T _{opr}	0 ~ + 70	°C
Storage Temperature	T _{stg}	- 55 ~ 150	,C

With respect to V_{SS} (System GND)

Note: Permanent LSI damage may occur if maximum rating are exceeded. Normal operation should be under recomended operating condition. If these conditions are exceeded, it could affect reliability of LSI.

Recomended Operating Conditions

İtem		Symbol	Min	Тур	Max	Unit
Supply Voltage		Vcc*	4.5	5.0	5.5	٧
	STBY, CKFS, AD ₀ ~AD ₇ , DS AS, R/W, CS, PS		V _{CC} -2.0	_	Vcc	
Input High Voltage	RES		V _{CC} -0.8		Vcc	V
	OSC1		V _{CC} - 1.0	_	Vcc	_
	мот	_	V _{CC} -0.2	-	Vcc	
Input Low Voltage	OSC1 $V_{CC}-1.0 - V_{CC}$ MOT $V_{CC}-0.2 - V_{CC}$ $CKFS,PS,\overline{RES},\overline{STBY},DS,AS AD_0\sim AD_7,R/\overline{W},\overline{CS},OSC1$ $V_{L}^{\bullet} V_{SS} - 0.8$	V				
	MOT	_	V _{SS}	_	0.2	_
Operating Temperature		T _{opr}	0	25	70	,C

^{*} With respect to Vss (System GND)

^{**} Maximum output current is the maximum current which can flow in or flow out from one output terminal and I/O common terminal.

Electrical Characteristics

DC Electrical Characteristics ($V_{CC}=3~V,~V_{SS}=0~V,~T_A=0^{\circ}C$ to $+70^{\circ}C$ unless otherwise noted)

Item		Symbol	min	max	Test Condition	Unit
Frequency of Opera- tion		fosc	32.768	32.768		kHz
Input High Voltage	STBY, AD ₀ —AD ₇ , DS,AS,R/W,CS	VIH	2.1	Vcc		V
	RES,CKFS,PS,OSC1		2.5	Vcc		
	мот		V _{CC} - 0.2	Vcc		
Input Low Voltage	STBY,AI ₀ —AD ₇ , DS,AS,R/W,CS, CKFS,PS,RES,OSC1	VIL	V _{SS} -0.3	0.5		V
	мот		V _{SS} -0.3	0.2	_	
Input Current	AS,DS,R/W	l _{in}	_	± 10		μА
	MOT,OSC1, CS, RES STBY, CKFS, PS		_	± 1		
Three-State Leakage	ĪRQ,AD ₀ —AD ₇	I _{TSL}	_	± 10		μΑ
Output High Voltage	All Outputs	V _{OH}	V _{CC} - 0.1	_	ILOAD < 10 µA	V
			V _{CC} -0.3	_	$I_{LOAD} = -0.25 \text{ mA}$	-
Output Low Voltage	All Outputs	Vol	_	0.1	ILOAD < 10 µA	٧
			_	0.3	I _{LOAD} = 0.25 mA	_
l _{CC} − Bus idle ∗		Іссз	_	100	CKOUT=fosc, CL=15pF SQW Disabled, STBY=0.2V CL(OSC2)=10pF, fosc=32.768kHz	μΑ
Icc - Quiescent		Icc4	_	80	f _{OSC} = DC, OSC = DC, All Other inputs = V _{CC} -0.2V No clock	μΑ

^{*} $V_{IH} min = V_{CC} - 0.2V$, $V_{IL} max = V_{SS} + 0.2V$

DC Electrical Characteristics ($V_{CC}=5~V~\pm~10\%,~V_{SS}=0~V,~T_A=0^{\circ}C$ to $+70^{\circ}C$ unless otherwise noted)

Item		Symbol	min	max	Test Condition	Unit
Frequency of Opera- tion		fosc	32.768	4194.304		kHz
Input High Voltage	STBY, CKFS, AD ₀ — AD ₇ , DS, AS, R/W, CS, PS	ViH	V _{CC} -2.0	V _{CC}		V
	RES		V _{CC} -0.8	Vcc		
	OSC1		V _{CC} - 1.0	Vcc		_
	мот		V _{CC} -0.8	Vcc		_
Input Low Voltage	CKFS,PS,RES, STBY,AD ₀ —AD ₇ DS,AS,R/W,CS, OSC1	VIL	V _{SS} -0.3	0.8		V
	мот		V _{SS} - 0.3	0.4		
Input Current	AS,DS,R/W	l _{in}	_	± 10		μА
	MOT,OSC1, CS, STBY, RES, CKFS, PS		_	± 1		_
Three-State Leakage	IRQ,AD ₀ —AD ₇	ITSL	_	± 10		μΑ
Output High Voltage	All Outputs	Voн	V _{CC} = 0.1	_	I _{LOAD} < 10 μA	V
	AD ₀ —AD ₇ ,CKOUT	-	4.1	_	$I_{LOAD} = -1.6 \text{ mA}$	_
	sow	•			$I_{LOAD} = -1.0 \text{ mA}$	_
Output Low Voltage	All Outputs	Vol	_	0.1	I _{LOAD} < 10 μA	V
	AD ₀ —AD ₇ ,CKOUT	-	_	0.4	I _{LOAD} = 1.6 mA	
	ĪRQ, SQW	-			I _{LOAD} = 1.0 mA	_
I _{CC} - Bus Idle (Eeternal clock) *	f = 4.194304 MHz	I _{CC1}	_	4000	$CKOut = f_{OSC}$, $C_L = 15 pF$	μΑ
	f = 1.048576 MHz	lcc2	_	1000	SQW Disabled, STBY = 0.2V	
	f = 32.768 kHz	Іссз		100	$C_L(OSC2) = 10pF$	
I _{CC} – Quiescent		I _{CC4}		100	Fosc = DC, OSC1 = DC All Other Inputs = Vcc - 0.2V No Clock	μΑ
Input Capacitance	AD ₀ —AD ₇	Cin		12.5	V _{in} = 0 V Ta = 25°C	pF
	All Other Input				f= 1MHz	
Output Capacitance	SQW,CKOUT,IRQ	Cout	_	12.5	$V_{in} = OV, Ta = 25^{\circ}C$ f = 1MHz	ρF

^{*} $V_{IH} min = V_{CC} - 0.2V$, $V_{IL} max = V_{SS} + 0.2V$



AC Characteristics ($V_{SS}=0~V,~T_a=0^{\circ}C$ to $+~70^{\circ}C,$ unless otherwise noted.) Bus Timing

	Symbol	V _{CC} = 3.0 V 50 pF Load		V _{CC} = 5.0 V ± 10% 1 TTL and 130 pF Load		
Characteristics		Min	Max	Min	Max	Unit
Cycle Time	t _{cyc}	5000	_	953	dc	ns
Pulse Width, DS/E Low or RD/WR High	PW _{EL}	1000		300	_	ns
Pulse Width, DS/E High or RD/WR Low	PWEH	1500	_	325	_	ns
Input Rise and Fall Time	t _r , t _f	_	100	_	30	ns
R/W Hold Time	t _{RWH}	10	_	10	_	пѕ
R/W Setup Time Before DS/E	taws	200	_	80	_	ns
Chip Select Setup Time Before DS, WR, or RD	tcs	200	-	25	_	ns
Chip Select Hold Time	t _{CH}	10	_	0	_	ns
Read Data Hold Time	t _{DHR}	10	_	10	_	ns
Write Data Hold Time	t _{DHW}	100	_	0	_	ns
Muxed Address Valid Time to AS/ALE Fall	t _{ASL}	200	_	50	_	ns
Muxed Address Hold Time	t _{AHL}	100	_	20	_	ns
Delay Time DS/E to AS/ALE Rise	tasp	500	_	50	_	ns
Pulse Width, AS/ALE High	PWASH	600	_	135		ns
Delay Time AS/ALE to DS/E Rise	tased	500	_	60		ns
Peripheral Output Data Delay Time from DS/E or RD	toor	1300	_	20	240	ns
Peripheral Data Setup Time	tosw	1500	_	200	_	ns
STBY Setup Time before AS/ALE Rise	t _{SBS}	20		20	-	ns
STBY Hold Time after AS/ALE Rise	tsвн	100	_	50	_	ns

Control Signal Timing

Description		Symbol	$V_{CC} = 3.0 V$		$V_{CC} = 5.0 V \pm 10\%$		
			Min	Max	Min	Max	Unit
Oscillator Startup	4MHz, 1MHz	t _{RC}	_	TBD	_	100	ms
	32kHz	_	_	TBD	_	1000	
Reset Pulse Width	1	tRWL	TBD	_	5	_	μS
Reset Delay Time		t _{RLH}	TBD		5	_	μS
Power Sense Pulse Width		tpWL	TBD	_	5	_	μS
Power Sense Dela	y Time	t _{PLH}	TBD		5		μS
IRQ Release from	DS	t _{IRDS}	_	TBD	_	2	μS
IRQ Release from	RES	t _{IRR}	_	TBD	_	2	μS
VRT Bit Delay		tvRTD	_	TBD	_	2	μs




Figure 19. Bus Read, Write Timing (6801 Family)




Figure 20. Read Timing (8085 Family)





Figure 21. Write Timing (8085 Family)

@HITACHI






Figure 22. IRQ Release Delay (from DS)

Figure 23. $\frac{\overline{IRQ}}{\overline{RES}}$ Release Delay (from




Figure 24. VRT Bit Clear Timing




Figure 25. Power Up Timing




Figure 26. Test Load

Restriction on HD146818A Usage

The daylight saving function can not be performed on the HD146818A. So do not use this function for the system design.

<Restriction on usage>

Please set "0" to DSE bit (Daylight Saving Enable bit) on initializing the control register B.

DSE = "1" is prohibited.